

## MARK-8 BUS SIGNAL DESCRIPTION

By Laurence L. Plate, Jr., 2320 Skyline Way, Santa Barbara, CA 93109

INTER-BOARD WIRE NO.	FUNCTION	SOURCE BOARDS	DESTINATION BOARDS	SYMBOL(S)
1	OUT PORT MSB R BIT	MA	CPU	A13, R2
2	not used			
	COMMON GROUND		ALL	GND GROUND
3	STATE CONTROL SIGNAL	CPU	DI	S0 SLO
4	STATE CONTROL SIGNAL	CPU	DI	S1 SL1
5	+5 VOLT POWER		ALL	+5
6	-9 VOLT POWER		MA CPU	-9
7	CPU READY LEVEL	MA	CPU	RDY, READY
8				D0
9				D1
10	MEMORY ADDRESS	MA	CPU	D2
11				D3
12	&			D4
13	-----			D5
14	INPUT BUS LINES *	DI	MM, OL	D6
15				D7
16				D8
17	I/O OUTPUT SIGNAL **	CPU	***	OUT OUTPUT
18				D9
19				D10
20				D11
21	OUTPUT BUS LINES	CPU	MA, MM	D12
22				D13
23				D14
24				D15
25				D16
26	MEMORY READ/WRITE SIGNAL	CPU	MM	R/W
27	I/O INPUT SIGNAL	CPU	DI	IN
28	170 OUTPUT SIGNAL	CPU	OL	OUT
29	CYCLE CONTROL SIGNAL	MA	CPU	CC1
30	CYCLE CONTROL SIGNAL	MA	CPU	CC0
31	CPU LAL SIGNAL	CPU	MA	LAL
32	CPU LAH SIGNAL	CPU	MA	LAH
33	OUT PORT LSB R BIT	MA	CPU	A12 R1
34	I/O DATA ENABLE SIGNAL	CPU	DI, OL	DEN
35	170 INTERRUPT SIGNAL	MA	CPU	INT
36	KEYBOARD INTERRUPT	MA	CPU	EX INT
37	CPU WAIT FLAG *****	CPU	N/C	FLAG
38	HIGH MEMORY ADD. BIT	MA	MM	A
39	DITTO & I/O PORT BIT	MA	MM DI OL	B
40	DITTO & DITTO	MA	MM DI OL	C
41	DITTO & DITTO *****	MA	MM DI, OL	D

\* Memory address lines and input bus lines are not common.

\*\* Titus expansion signal for additional output ports (note: it bypasses the RR=00 condition,).

\*\*\* for Titus' port expansion logic.

\*\*\*\* apparantly for slow memories

\*\*\*\*\* Wires 39-41 serve a double duty as shown above.

Page 67

Prepared by Laurence L. Plate, Jr